

What is claimed is:

1. A signal processor system comprising
 - 5 a power estimation signal,
a variable attack and release stage for detecting changes in amplitude of the power estimation signal relative to time,
 - 10 comparing the changes in amplitude relative to time to a first criteria,
applying a first algorithm if the change in amplitude does not meet the first criteria,
 - 15 applying a second algorithm if the change in amplitude does meet the first criteria.
2. The signal processor of claim 1 wherein the first algorithm includes a factor representing the amount of compression in the system.
- 20 3. The signal processor of claim 1 wherein the first algorithm includes a factor representing the amount of expansion in the system.
4. The signal processor of claim 1 wherein the first algorithm includes a factor
25 representing user preference.
5. The signal processor of claim 1 wherein the detected change in amplitude is positive.
- 30 6. The signal processor of claim 1 wherein the detected change in amplitude is negative.
7. The signal processor of claim 5 wherein the first algorithm includes a first factor representing representing the amount of compression or expansion in the
35 system.

09727269 112900

8. The signal processor of claim 7 wherein the first algorithm includes a second factor representing user preference.

9. The signal processor of claim 6 wherein the detected change in amplitude is
5 negative.

10. The signal processor of claim 9 wherein the second algorithm includes a first factor representing the amount of compression or expansion in the system.

10 11. The signal processor of claim 10 wherein the second algorithm includes a second factor representing user preference.

12. The signal processor system of claim 1 wherein the power estimation signal comprises a plurality of power estimation signals.

15

13. A variable attack and release processor having an output comprising
an input signal,

20

a feedback signal,

a comparison stage for providing as a comparison signal a comparison of the input signal and the feedback signal, and

25

a first stage for applying, in accordance with a first characteristic of the comparison signal, a first algorithm, and providing a first stage output signal in accordance therewith.

30

14. The variable attack and release processor of claim 13 further comprising

a second stage for modifying the first algorithm in accordance with at least one of a plurality of secondary characteristics, selected from a group comprising at least one of system parameter signals, user preference signals, feedback signal, and a characteristic of the input signal, a second plurality of algorithms.

35

15. The variable attack and release processor of claim 14 wherein the first algorithm includes a plurality of elements in a lookup table.

006211 6922260

16. The variable attack and release processor of claim 15 wherein the second stage modifies the first algorithm by causing the selection of different entries in the lookup table.
- 5 17. The variable attack and release processor of claim 14 wherein the first algorithm is generated by combinatorial logic.
18. The variable attack and release processor where the first algorithm comprises a series of computer programming steps.
- 10 19. The variable attack and release processor of claim 18 wherein the algorithm values are directly calculated.
20. The processor of claim 13 wherein the first characteristic is a deviation signal
15 between the current input and the current output.
21. The processor of claim 13 wherein the first characteristic is one of a group of logic states comprising attack, release, and a transition between the two.
- 20 22. The processor of claim 13 wherein the first plurality of algorithms includes filters, linear and non-linear integrators, and time delays.
23. The processor of claim 14 wherein the first stage output signal comprises a plurality of processed deviation signals.
- 25 24. The processor of claim 13 wherein the input signal includes a plurality of incoming signals.
25. The processor of claim 13 wherein the feedback signal includes a plurality of
30 feedback signals.
26. The processor of claim 13 wherein the comparison stage includes a plurality of comparison sub-stages.
- 35 27. The processor of claim 13 wherein the first stage includes a plurality of first sub-stages.

006277 6927260

28. The processor of claim 26 wherein the first stage includes a plurality of first sub-stages.

29. The processor of claim 13 wherein the first stage output signal comprises a
5 plurality of coefficients.

30. The processor of claim 14 wherein the first stage output signal comprises a plurality of coefficients resulting from the first stage as modified by the second stage.

10

31. The processor of claim 13 wherein the comparison stage further outputs at least one variable.

32. The processor of claim 31 wherein the comparison stage further outputs a
15 plurality of control variables.

33. The processor of claim 31 wherein the control variables and coefficients are processed in at least one transform stage in a predetermined manner.

20 34. The processor of claim 33 wherein the transform stage implements at least one polynomial equation.

35. The processor of claim 33 wherein the transform stage processes the control variables and coefficients in accordance with at least one further lookup table.

25

36. The processor of claim 33 wherein the transform stage comprises a plurality of sub-transform stages.

37. The processor of claim 36 wherein each of the plurality of sub-transform
30 stages implements a polynomial.

38. The processor of claim 37 where each of the polynomials is unique.

39. The processor of claim 36 further comprising

35

a combiner stage for combining outputs from at least two of the sub-transform stages.

00627 692260

40. The processor of claim 13 further including a tracking filter responsive to the first stage output signal and having an output.

41. The processor of claim 33 further including a tracking filter responsive to the
5 output of the transform stage.

42. The processor of claim 39 further including a tracking filter responsive to the output of the transform stage.

10 43. The processor of claim 33 wherein the output of the tracking filter is a combination of the input signal and the feedback signal.

44. The processor of claim 33 wherein the output of the tracking filter is representative of a power estimate.

15

45. The processor of claim 45 wherein the power estimate is an intermediate power estimate.

20

46. A variable attack and release processor having an output comprising
an input signal,

a feedback signal,

25

a comparison stage for providing as a comparison signal a comparison of the input signal and the feedback signal, and

a tracking filter responsive to an output of the comparison stage for producing an output in accordance therewith.

30

47. The variable attack and release processor of claim 46 wherein the output of the tracking filter is a combination of the input signal and the feedback signal.

48. The variable attack and release processor of claim 46 wherein the output of
35 the tracking filter is representative of a power estimate.

006211 6927260

49. The variable attack and release processor of claim 48 wherein the power estimate signal is an intermediate power estimate.

50. The variable attack and release processor of claim 46 wherein the comparison signal is a variable.

51. The variable attack and release processor of claim 46 wherein the comparison signal is a logic signal.

52. The variable attack and release processor of claim 50 wherein a transform stage receives the comparison signal and provides a transform signal to the tracking filter.

53. The variable attack and release processor of claim 51 wherein a first stage receives the comparison signal and provides a first stage output to the tracking filter.

54. The variable attack and release processor of claim 46 wherein the comparison signal comprises both a variable and a logic signal.

55. The variable attack and release processor of claim 54 wherein a first stage receives the logic signal and provides a first stage output, and the transform stage receives the variable and the first stage output and provides a transform signal to the tracking filter.

56. The processor of claim 40 wherein the tracking filter comprises a plurality of tracking filters.

57. The processor of claim 41 wherein the tracking filter comprises a plurality of tracking filters.

58. The variable attack and release processor of claim 46 wherein the tracking filter comprises a plurality of tracking filters.

59. The variable attack and release processor of claim 53 further including a second stage responsive to at least one of a group comprising system parameter signal, user preference signal, feedback signal, and a characteristic of the input signal, for modifying the first stage output.

5

60. The variable attack and release processor of claim 55 further including a second stage responsive to at least one of a group comprising system parameter signal, user preference signal, feedback signal, and a characteristic of the input signal, for modifying the first stage output.

10

61. A signal processor comprising

a power estimation signal

15 a variable attack and release stage for detecting changes in amplitude of the power estimation signal relative to time,

comparing the changes in amplitude relative to time to a first predetermined threshold,

20

applying a first correction factor if the change in amplitude does not exceed the first predetermined threshold,

applying a second correction factor if the change in amplitude exceeds the first predetermined threshold.

25 62. The signal processor system of claim 1 wherein the power estimation signal is a noise signal.

30 63. The variable attack and release processor of claim 13 wherein the input signal is a noise signal.

64. The variable attack and release processor of claim 46 wherein the input signal is a noise signal.

006211 6927260